

(11) Publication number: **200**(

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: **11085911**

(51) Intl. Cl.: H03K 19/0175 H01L 21/823:

H03K 17/08 H03K 17/16 H0:

(22) Application date: **29.03.99**

(30) Priority:

(43) Date of application

06.10.00

publication:

(84) Designated contracting

states:

(71) Applicant: MATSUSHITA ELECTI LTD

(72) Inventor: HIROFUJI MASANORI

(74) Representative:

(54) INPUT/OUTPUT CIRCUIT

(57) Abstract:

PROBLEM TO BE SOLVED: To prevent all transistors(TRs) inside an LSI from being destroyed.

SOLUTION: This input/output circuit consists of a bonding pad 2 that is connected to a high voltage signal line at the outside of an LSI internal power supply voltage, high level output circuit sections 29, 31 consisting of a floating n-well system P-channel TRs and an analog switch and outputting an LSI internal signal to an external device, low level output circuit sections 30, 32 consisting of series connection of a plurality of N channel TRs and outputting the LSI internal signal to an external device, and an internal control circuit section 48 that provides a difference to a conduction time of the high level output circuit sections 29, 31 and the low level output circuit sections 30, 32. The

BEST AVAILABLE COPY

internal control circuit section 48 generates a control signal to control the high level output circuit sections 29, 31 and the low level output circuit sections 30, 32.

COPYRIGHT: (C)2000,JPO

